상세 보기
초록
Recently many technology of the T.M.C.S.(Train Contol and Monitoring System) has been introduced for an efficient real-time operating system. but the problems of testing increasing complex digital integrated system continue to chanllenge the design and test community. "Design main processor part that can be used on railroad synthesis control part by ARM CORE chip"
- 제목
- JTAG를 이용한 철도 종합제어 장치의 DEBUGGING
- 제목 (타언어)
- Debugging Of TCMS(Train Control and Monitoring System) In Use JTAG
- 저자
- 송용수; 이수길; 신승권; 한성호
- 발행일
- 2003-07-18
- 학회명
- 2003 대한전기학회 하계학술대회